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ABSTRACT

A multiphase DC/DC converter with voltage-mode hysteretic control and instantaneous current sharing functionality
method and circuit. The disclosed method and circuit provides independent output voltage regulation and phases
current regulation for the converter in two separate loops;
one of which is concerned with voltage regulation preferably
hysteretic regulation and the other which is concerned with
phase current regulation. In one embodiment, each phase in
the DC/DC converter is driven by a frequency divided signal
derived directly from the output voltage ripple so that each
phase has a switching frequency equal to the output voltage
ripple frequency divided by the number of paralleled phase.
In another embodiment, only the phase that carries the
smallest current among a set of phases will be turned ON in
each switching cycle to supply power to the output, avoiding
multiple switching. Current sharing and regulation is
achieved without shortening the ON time and with no
multiple switching in any cycle.
25 Claims, 5 Drawing Sheets
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verter. High switching frequency is desired for faster transient response and smaller converter size (high power
density) because of the reduction in the magnetic components size and filter. In a single module, the required
5 switching frequency could reach such a large impractical
value that the switching losses are so increased that the the
This invention claims the benefit of priority from U.S.
overall efficiency is reduced and provokes excessive heat.
Provisional Application Ser. No. 60/308,731 filed Jul. 30,
In response to the foregoing, a Multiphase (Interleave)
2001.
technique is to connect the converters in parallel with phase
shift of their control signals to naturally cancel the output
FIELD OF THE INVENTION
10
current ripple while achieving fast response. The inductor
This invention is related to power supplies and more
current of the interleaved phases and sum together in a lower
specifically DC-DC converters including the voltage reguripple output current. This results in a switching frequency
lator modules (VRMs) used in low voltage power supplies
for each module that is lower than the output voltage ripple
to satisfy the powering requirements of the load such as
frequency and so a higher output voltage ripple frequency
computer's microprocessors, low-voltage integrated circuits 15 can be achieved as the number of interleaved phases
(ICs), and communication systems.
increases. Moreover, the effective output inductance is
reduced because of the parallel configuration and hence the
BACKGROUND OF THE INVENTION
transient response is improved. By increasing the number of
To satisfy the power supply and dynamic requirements of
paralleled phases, higher current capability can be achieved.
20
today's microprocessors and related communication
Thermal problem is also easier to handle in a multiphase
systems, many approaches have been discussed and proconverter.
posed. Most of these prior approaches use the compensated
However, when several modules are parallel, it is necesfeedback loop control system that has a main disadvantage
sary to keep the total load current equally divided between
of limited feedback loop bandwidth.
25 the modules. This is currently a serious problem which must
Teachings that are relevant to the background include
be overcome in paralleled power supply modules since the
U.S. Pat. No. 5,278,490 issued January 1994 to Smedley;
asymmetry between the phases and load transients causes
and, U.S. Pat. No. 5,617,306 issued August 1997 to Lai. Also
the load current not to be equally divided between the
relevant are publications by: Wenkang Huang, "A New
modules provoking serious problems such as
Control for Multi-phase Buck Converter with Fast Transient 30 malfunctioning, heat, slow response, and instabilities.
Response", IEEE, APEC, Anaheim, Calif., 2001, 273-279;
SUMMARY OF THE INVENTION
and, K. Smedley and S. Cuk, "One-Cycle Control of SwitchIt
is
a
primary
objective of this invention to provide a new
ing Converters," 22nd Annual IEEE Power Electronics
control method and control circuit to provide both output
Specialists Conference, Cambridge, Mass., 1991, 888-96.
Single-phase voltage-mode hysteretic control, also called 35 voltage regulation for paralleled multiphase power supplies
or converters using voltage-mode hysteretic-control.
"bang-bang" control or ripple regulator control, maintains
It is a further objective of this invention to provide a
the output voltage within the hysteresis band centered about
current regulation property of a multiphase converts
an internal reference voltage. If the output voltage reaches or
whereby the load current is equally divided or shared
exceeds the reference voltage plus one-half of the hysteresis
band, the controller turns OFF the high-side switch, which 40 between the paralleled modules.
It is a still further objective of this invention to provide a
can be a Metal-Oxide Semiconductor Field-Effect Transistor
low voltage power supply with the reduced low output
(MOSFET), and turns ON the low-side switch, to block the
voltage maximum deviation during steady-state and large
energy from being transferred from the input to the output.
transients operation, high output current with a high slew
This latter condition is the power stage OFF-state, and
causes the output voltage to decrease. When the output 45 rate, fast transient response when the load current switches
from approximately zero load to full load and vice versa,
voltage is at or below the level of the reference minus
high power density, high efficiency, and high reliability.
one-half of the hysteresis band, the power stage goes into
ON-stage, and the controller turns ON the high-side switch,
It is an additional objective of the invention to provide a
and turns OFF the low-side switch to allow energy transfer
method for a controller that generates certain control signals
from the input to the output, which causes the output voltage 50 derived from an original control signal generated from the
to increase. This hysteretic method of control keeps the
output voltage ripple to provide the control for several
output voltage within the hysteresis band around the referparalleled converters to achieve hysteretic voltage-mode
ence voltage. Thus, an output voltage of one volt is corrected
controlled and interleaved phases.
from a deviation as small as a few millivolts as quickly as
It is another objective of this invention to provide each
the output filter allows.
55 module or phase in paralleled modules or phases with the
lowest switching frequency possible and the highest possible
Unlike Pulse-Width Modulation (PWM) controlled power
output voltage ripple frequency whereby the output voltage
supplies, in the voltage-mode hysteretic control, the output
ripple frequency is optimally equal to the switching frefilter design is driven primarily by the need to provide
satisfactory output voltage performance in response to fast
quency of each module multiplied by the number of modload transients encountered when supplying power to fast 60 ules.
transient loads such as microprocessors. Hence, a smaller
It is a further objective of this invention to provide a
output capacitor is needed to provide a smaller transient
method and circuit that regulates the current in each power
voltage deviation in the voltage-mode hysteretic control
module of phase among a set of paralleled modules or
compared to PWM control.
phases to achieve equal current sharing without shortening
A smaller output inductor filter is desired for fast response 65 or changing the control signal (driving signal) ON time
but this leads to higher ripple, which means higher switching
(width) and by turning one phase only each cycle to avoid
frequency for the switches in a hysteretic-controlled conmultiple turn ONs within a single cycle.
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It is an additional objective of this invention to provide a
method and circuit that provides current sharing and regulation by sensing the instantaneous phases currents and
finding the phase which carries the smallest current among
set of phases to be turned ON when the voltage-mode
control loop signal switches from logic low to logic high
which makes possible the use of this current regulation or
sharing method and circuit with any voltage-mode control
method in addition to the multiphase voltage-mode hysteretic control of this invention.
A preferred embodiment of the invention is a multiphase
voltage-mode hysteretic-controlled voltage regulator module comprising: an input node; an output node; reference
nodes forming a hysteresis band; a feedback control circuit
for interleaving two or more power stages with multiphase
voltage-mode hysteretic control; and a current sharing circuit to provide equal current sharing for the paralleled
multiphase power modules or phases without shortening the
ON time of the switches control (driving) signals. The
invention is unique in that it includes an independent hysteretic voltage-mode loop and a current sharing loop that
provides one phase switch turn ON each cycle and thus
avoids mutilple turn ONs in a single cycle.
The preferred method of controlling the voltage and
currents in multiphase voltage-mode hysteretic-controlled
voltage regulator comprises the steps of: turning ON an
upper switch when the output voltage hits the hysteresis
boundary or voltage limit (VL); turning ON another upper
side switch the next time the output voltage hits the (VL);
and so on; and, turning OFF all the upper side switches when
the output voltage hits the hysteresis boundary of (VH); and
turning ON all the upper side switches when the output
voltage hits the boundary or limit. In another method, the
phase that carries the smallest current will be turned ON
each time the output voltage hits the hysteresis limit VL to
regulate the current of each phase.

It would be useful to discuss the meanings of some words
used herein and their applications before discussing the
novel control means of the low voltage power supply of the
invention including:
Voltage-Mode Hysteretic Control-the output voltage is
kept within the hysteresis band between upper and lower
limits around the reference voltage;
Synchronous Buck Phases-Synchronous buck is a
switching-mode DC/DC power converter which has a two
switches which are synchronously driven;
Phase---each converter in a set of paralleled converters;
N Interleaved Phases-number of paralleled converters in
which each converter (phase) has its drive (control) signal
phase shifted with respect to the other converters;
Interleaving Control-Pulses-are control pulses which are
phase shifted with respect to each other;
Main Control Signal-is the control (drive) signal which
is derived directly from the output voltage ripple;
Paralleled Converters-converters connected in parallel
configuration, i.e., have the same input node, the same
output node, and share the same load connected to the output
node;
Hysteresis Boundary-two limits around a reference
point; and,
Equal Current Sharing-the load current at the multiphase
(interleaved) converter output node is substantially equally
divided (shared) between the paralleled modules or converters (phases).
One of the major objectives of this invention is to provide
a method and circuit for a controller that produces control
signals derived from a main control signal generated from
the output voltage ripple to provide the control for several
paralleled converters of the multiphase voltage-mode hysteretic controlled interleaved converter. This implies that the
derived main control signal from the output ripple
(hysteretic control) must be frequency divided while keeping the same control-signal ON-time (interleaving).
It was also noted that another major objective of this
invention is to provide a method and circuit to achieve equal
current sharing between the multiphase (interleaved) paralleled phases (converter modules) thereby maintaining the
load current equally divided between the paralleled converters.
It would be useful to show a block diagram for the method
before discussing the invention details. Reference should be
made now to FIG. 1, which shows N paralleled power
converter modules lOlA, lOlB ... lOlN with a closed loop
control. Power modules lOlA, lOlB ... lOlN are synchronous buck modules that connected in parallel and share one
input node 102 with an input voltage (Vin) and the same
output node 104 with an output voltage (Vo). Each of these
power modules consists of three main elements: an upper
switch, a lower switch and storage element, which is shown
as an inductor. For example, power module 101Aconsists of
upper switch 106Aelement, lower switch 108Aelement, and
storage element (inductor) lOlA; power module lOlB consists of upper switch 106B, lower switch 108B, and storage
element HOB; and power module lOlN consists of upper
switch 106N, lower switch 108N, and storage element HON.
Each power module lower switch is complementary to the
upper switch of the same module. That is, if upper switch
106Afor power module 101Ais closed, or turned ON, lower
switch 108A will be open, or turned OFF. The same conditions apply to power modules lOlB through lOlN. For any
power module, when any upper switch is turned ON, the
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BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 shows a block diagram voltage-mode hystereticcontrolled multiphase converters with N interleaved synchronous buck phases and current sharing loop.
FIG. 2 shows a circuit of voltage-mode hystereticcontrolled multiphase converters with N interleaved synchronous buck phases and current sharing loop.
FIG. 3 shows a two phase power module with voltagemode hystereic control and current loop with smallest current turn ON sharing method.
FIG. 4 shows the main waveforms from top to bottom for
the two phase power module of FIG. 3 in: the output voltage
waveform; the two phase inductor current waveforms; the
current selection comparator output waveform; the hysteretic comparator output waveform; phase 1 control waveform; and, phase 2 control waveform.
FIG. 5 shows a current sharing circuit which provides
equal current sharing of the load current between interleaved
phases.
DESCRIPTION OF THE PREFERRED
EMBODIMENT
Before explaining the disclosed embodiment of the
present invention in detail, it is to be understood that the
invention is not limited in its application to the details of the
particular arrangement shown since the invention is capable
of other embodiments. Also, the terminology used herein is
for the purpose of description and not of limitation.
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output node 104 voltage (Vo) will rise, while when all upper
respectively to control the power modules lOlA, lOlB, ...
switches are turned OFF, the output node 104 voltage (Vo)
lOlN ON periods and OFF periods through elements 174A,
will decrease.
174B, ... 174N. Elements 174A, 174B, ... 174N, that are
The output voltage (Vo) at the output node 104 is sensed
called drivers here, generate a complementary signals for
across the load element 196 and the storage element 194 to 5 Cl, C2, ... CN at nodes 166A, 166B, ... 166N respectively
the ground and fed back to the hysteretic comparator 112 (to
to control the lower switches 108A, 108B, ... 108N, as Cl,
be described in more detail later in this disclosure). The
C2, . . . CN are controlling 106A, 106B, . . . 106N,
hysteretic comparator 112 is fed also by a reference voltage
respectively.
(Vref) at node 114 and provides logic output at node 118,
Reference should be made now to FIG. 2. It shows a more
which output is the main control signal (Cmain). The
10 detailed example of a circuit which applies the control
hysteretic comparator 112 has a hysteresis band with an
method of the invention. It must be noted that this circuit is
upper voltage limit (VH) and lower voltage limit (VL)
an exemplary circuit and the invention should not be so
centered around the voltage reference (Vref) of node 114.
limited.
When the output voltage (Vo) at node 104 is less than the
In FIG. 2, power modules 201A, 201B, ... 201N, are
(VL), that is less than the reference voltage (Vref) at node 15
connected in parallel and to be controlled to supply a
114 minus half of the hysteresis band, the main control
regulated output voltage (Vo) at node 204 from the input
signal (Cmain) at the output node 118 of the hysteretic
voltage (Vin) at node 202 using the multiphase (interleave)
comparator 112 will be set high (logic one). When the output
technique described earlier. At the same time, the currents of
voltage at node 104 is larger than the (VH), that is larger than
the reference voltage (Vref) at node 114 plus half of the 20 the interleaved power modules 201A, 201B, ... 201N are
regulated to be equal and to share equally the load current as
hysteresis band, the main control signal (Cmain) at the
described earlier. Power modules 201A, 201B, ... 201N are
output node 118 of the hysteretic comparator 112 will be set
controlled to supply the required regulated voltage and
low (logic zero). It must be noted that logic high. i.e. logic
current through their upper and lower switches 206A, 208A,
one, results in turning ON one of the upper side switches
106A, 106B, ... 106N causing the output voltage (Vo) of 25 206B, 208B, ... 206N, 208N as described on FIG. 1 earlier
by turning these switches ON and OFF.
node 104 to increase, while logic low, i.e. logic zero, results
The output voltage (Vo) is sensed at node 204, and fed
in turning OFF all of the upper side switches 106A,
back at node 236 to the comparator element 212 which
106B, ... 106N causing the output voltage Vo of node 104
consists of resistor elements 220, 222, and 224 and reference
to decrease.
The main control signal (Cmain) at node 118 is then 30 voltage (Vref) at node 214, forming a hysteresis band
between upper voltage limit (VH) and lower voltage limit
distributed between the phases switches, turning on only one
(VL) centered around (Vref), and output node 218. As the
upper switch each cycle when (Cmain) is logic one and
output voltage (Vo) at node 204 changes between comparaturning OFF all the upper switches of the power modules
tor element 212 upper (VH) and lower (VL) limits, the logic
when (Cmain) is logic zero. This can be done after frequency
dividing (Cmain) at node 118 through element 152 which is 35 output signal (Cmain) at node 218, switches between logic
one (logic high) and logic zero (logic low). When (Vo<VL),
a frequency divider generating signals at nodes 164A,
(Cmain) output signal is logic one, and when (Vo> VH),
164B, ... 164N with a lower frequency, say equal to the
(Cmain) outpit signal is logic zero.
output voltage ripple frequency or (Cmain) frequency
The output voltage (Vo) at node 204 is also fed to the
divided by the number of interleaved paralleled power
modules (N).
40 comparator element 232 at node 236. Comparator 232
circuitry consists of elements 240 and 242, a reference
To achieve equal current sharing between the paralleled
voltage (Vref) at node 214 generating a threshold voltage
modules, each power module current is sensed through
(VLT) at node 234 slightly lower than (VL) of element 212,
element 182, which will be described later in detail, and then
and output node 238. When the voltage (Vo) at node 236 is
the sensed currents is compared by element 184 to generate
the current loop signals Dl, D2, ... Dn, at nodes 188A, 45 larger than the voltage at node 234, the signal (Cinhibit) at
node 238 is logic low and when the voltage (Vo) at node 236
188B, . . . 188N, respectively. These signals will affect
is smaller than the voltage at node 234, the signal (Cinhibit)
element 152 frequency divided output in case of asymmetric
at node 238 is logic high.
(not equal) currents in the power modules lOlA, lOlB, ...
lOlN to turn ON the upper switch of the appropriate power
Element 282 senses the currents' information from power
module (phase).
50 modules 201A, 201B, ... 201N generating Sl, S2, ... Sn
at nodes 286A, 286B, ... 286N, respectively. The currents
Element 116 is a comparator with a threshold voltage
sensed signals are then fed to module 284 that compares the
limit (VLT) which is slightly lower than the lower hysteresis
phase currents and generates signals Dl, D2, ... DN at
limit of element 112, the hysteretic comparator, so that
nodes 288A, 288B, ... 288N, respectively. Only one signal
(VLT <VL). This comparator, element 116, has two inputs,
one input from node 104, the power modules output voltage 55 among the signals Dl, D2, ... DN is logic high at a given
time while the rest of them are logic low.
(Vo), and the other input is from node 114, the reference
voltage (Vref). This comparator output is logic zero when
Elements 252A, 252B, ... 252N are D-type flip-flops with
(Vo> VLT) and has no effect on the controller operation and
two inputs, the D input terminals at nodes 260A, 260B, ...
it is logic one when (Vo<VLT) generating an inhibition
260N receiving signals Dl, D2, ... DN from nodes 288A,
signal that turn ON all the paralleled power modules 60 288B, ... 288N respectively, and the logic clock (CLK)
together disabling the interleaving function. The objective of
input terminals at nodes 262A, 262B, ... 262N receiving the
this element 116 is to achieve startup and synchronization
same signal (Cmain) from node 218. The (AND) gate
between the interleaved phases at startup and large load
elements have two complementary outputs (when Q is logic
transients.
high, Q is logic low, and vise versa), Q and Q at terminals
Control Elements 112, 116, 182, 184, and 152 are com- 65 264A, 264B, . . . 264N, and 265A, 265B, . . . 265N,
bined in a final logic circuit stage generating the final control
respectively. Terminals Q of elements 252A, 252B, ... 252N
signals Cl, C2, ... CN at nodes 166A, 166B, ... 166N
switch to logic high at the rising edge of logic signals at
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( CLK) terminal if D terminals are logic high at that time, and
they switch to logic low at the rising edge of logic signals at
(CLK) terminal if D terminals are logic low at that time.
Since only one of the signals Dl, D2, ... DN at nodes 288A,
288B, ... 288N can be logic high at a given time, one Q of
one of the D-type flip-flop elements 252A, 252B, ... 252N
can be logic high at a time while the rest are logic zero.
The (AND) gates elements 254A, 254B, ... 254N have
two inputs each, one input from Q terminals of nodes 264A,
264B, ... 264N of the D-type flip-flops 252A, 252B, ...
252N and the other input from (Cmain) signal at node 218
generated from the output voltage ripple at node 204, and
have one output. Output terminals of the AND gates elements 254A, 254B, . . . 254N are a frequency divided
version of signal (Cmain) at node 218 to be used for
interleaving function to be applied to the multiphase power
modules 201A, 201B, ... 201N. The OR gate elements
256A, 256B, . . . 256N are used to inhibit the interleave
functionality by (Cinhibit) signal at node 238 when
(Vo<VLT) at startup and large load transients.
Assume, in steady-state operation, that the output voltage
(Vo) at node 204 is decreasing because all the upper side
switches 206A, 206B, ... 206N are OFF, which means that
all the lower side switches are all ON, and it hits and
decrease below the hysteretic comparator (VL), causing the
(Cmain) signal at node 218 to go logic high. The current
comparison circuit 284 will have one of its outputs Dl,
D2, ... DN , associated with the nodes 264A, 264B, ....
264N, logic high at that time. This will cause only one Q
terminal of the D-type flip-flops to go logic high when
(Vo<VL) causing one upper side switch of one of the power
modules to be turned ON. Turning ON one of the upper side
switches will cause the voltage (Vo) to increase until it hits
the upper limit (VH) of the hysteretic comparator, causing
all the upper side switches to be turned ON to decrease the
voltage (Vo). This process will repeat turning ON only one
high side switch when (Vo<VL) and turning OFF all high
side switches when (Vo> VH) depending on the current
comparison and selection logic circuit 284.
For explanation and simplicity, FIG. 3 shows a two phase
converter with two power modules interleaved using the
method of the invention. This circuit is but an example of the
method implementation and the invention should not be
limited to this circuit. FIG. 4 shows the associated main
waveforms for the circuit of FIG. 3.
Refer now to FIG. 3 where the two power modules 301A
and 301B are connected in parallel and share the same input
node 302 with input voltage (Vin), the same output node 304
with output voltage (Vo), the same output storage element
(capacitor here) 394 and the same load 396. Each module
consists of upper side switch 306A and 306B respectively,
one low side switch 308A and 308B respectively, and one
storage element Ll and L2 (which is inductor here) or 310A
and 310B respectively.
When all the upper side switches are turned OFF, the
voltage (Vo) at node 304 will decrease until it hits the
hysteretic comparator 212 lower limit (VL). This hysteretic
comparator 212 circuit consists of a resistive network of
elements 320, 322, and 324 forming a hysteresis band with
lower limit (VL) and upper limit (VH) and has two inputs,
one from node 304 of(Vo) and the other from node 314 of
the reference voltage (Vref).
Refer now to FIG. 4. When (Vo<VL) because of a voltage
decrease, the hysteretic comparator output is logic high. As
shown in FIG. 4, the currents in two of the storage elements
310A and 310B are decreasing before (Vo<VL).

The Operational Amplifier circuit 388 as shown in FIG. 3
consists of the resistive elements network 390, 392, 394, and
396, and has two input nodes 386A and 386B and one output
node 398 which is the difference between the voltage at the
input nodes 386A and 386B. When power module 301A
(Phase 1) instantaneous current 11 is smaller than the power
module 301B (Phase 2) instantaneous current I2, the operational amplifier output is lower than zero. When power
module 301B instantaneous current I2 is smaller than the
power module 301A instantaneous current 11, the operational amplifier output is greater than zero.
The comparator 358 compares the operational amplifier
388 output at its positive terminal 360A which is zero at its
negative terminal 360B. Therefore, the comparator 358 will
have logic high at its output terminal node 360C if I2<11
causing the D terminal of the D-type flip-flop 352 to be logic
high. At this case, when (Cmain) at node 318, which is
connected to the CLK terminal of the D terminal of the
D-type flip-flop 352, goes from logic low to logic high when
(Vo<VL), the upper side switch 206B of power module
301B that caries the smallest current will be turned ON.
Otherwise, if the comparator 358 has logic low at its output
terminal node 360C because (11 <I2), this will cause the D
terminal of the D-type flip-flop 352 to be logic low. At this
case, when (Cmain) at node 318, which is connected to the
(CLK) terminal of the D terminal of the D-type flip-flop 352,
goes from logic low to logic high when (Vo<VL), the upper
side switch 206A of power module 301A that caries the
smallest current will be turned ON. This results in a circuit
that will turn ON the power module or phase that carries the
smallest current among the modules when the hysteretic
comparator (Cmain) goes from logic low to logic high
because (Vo<VL).
When one of the upper side switches 306A or 306B is
turned ON, the output voltage (Vo) at node 304 will start to
increase. When (Vo) hits the upper limit (VH) of the
hysteretic comparator 312 (Vo> VH), (Cmain) at node 318
will go from logic high to logic low causing one input of
each (AND) gate 354A and 354B to be logic low causing all
the upper side switches of the power modules (phases) to be
turned OFF. This results in the condition that (Vo) will start
to decrease again, and so on.
During steady-state operation, as described above, the
other inputs of the OR gates 356A and 356B will be logic
low decided by the comparator 332 since (Vo> VLT). During
transients or startup, when (Vo<VLT), one input of each the
OR gates 356A and 356B will be logic high by the comparator 332 causing all the upper side switches to be turned
ON. This stage will occur for a short time.
The operation of the circuit of FIG. 3 described above is
more clearly understood by examination of the operational
waveforms of FIG. 4. It must be noted that only one phase
or power module is being turned ON each time the output
voltage (Vo) hits the lower limit of the hysteretic
comparator, i.e., each ripple cycle. This avoids multiple turn
ONs within each ripple cycle and reduces the switching
frequency needed by each phase while achieving higher
ripple frequency.
This reduction of switching frequency by turning only one
high side-switch each cycle represents a marked improvement over the teaching of a related recently issued U.S. Pat.
No. 6,271,650 Bl to Massle, et al. entitled Method and
Apparatus To Provide A DC-DC Converter with Ripple
Regulation And Multiphase Current Sharing where the
required switching frequency is much higher than that
employed in our invention and does not have the advantage
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of our current sharing regulation loop with its additional
554A, 554B, ... 554N outputs will be equal to (Cmain) ON
benefits. The disadvantage of that Patent's disclosure occurs
time, resulting in appropriate and correct regulation.
because the ON cycle has been shortened which results in
(Cinhibit) at node 538 can be used to turn ON all the phases
other phases having been turned ON in the same cycle. The
together using the OR gates 556A, 556B, ... 556N when it
combination of the voltage-mode hysteretic control method 5 is required such as at startup or transients.
and circuit with the current regulation method and circuit of
Referring back to FIG. 3, it is apparent that modules 388,
our invention provides faster response, efficient conversion,
358, 352, 354A, 354B, 356A, and 356B with (Cmain) node
and more stable system.
and (Cinhibit) node is an example of a circuit which applies
Moreover, equal current sharing can be realized without
the method described in FIG. 5.
the hysteretic regulation circuit since the ON time of the 10
While the invention has been described, disclosed, illusswitches is not shortened or changed to achieve current
trated and shown in various terms of certain embodiments or
sharing. Instead, the appropriate phase is being turned ON,
modifications which it has presumed in practice, the scope
such as the phase which carries the smallest instantaneous
of the invention is not intended to be, nor should it be
current, when the voltage-mode hysteretic control loop
deemed to be, limited thereby and such other modifications
decides that is the time to turn ON one of the upper side 15 or embodiments as may be suggested by the teachings herein
switches. This becomes apparent when one examines FIG. 4
are particularly reserved especially as they fall within the
from top to bottom, which shows first the output voltage
breadth and scope of the claims here appended.
waveform, then the two phase inductor current waveforms,
We claim:
then the current selection comparator output waveform, then
1. A Multiphase DC/DC converter comprising:
the hysteretic comparator output waveform, and finally the 20
(a) an input node with an input voltage (Vin);
phase 1 control waveform, and the phase 2 control
(b) an output node with an output voltage (Vo);
waveform, respectively.
(c) a plurality of power modules each having an upper
The circuitry and method of this invention which provides
switch, a lower switch and a storage element;
improved voltage and current regulation for multiphase
( d) a hysteretic comparator with an upper limit (VH) and
25
direct current (DC) to direct current (DC) converters utilizes
a lower limit (VL) forming a hysteresis band around a
both a hysteric voltage regulator module and a plurality of
reference voltage (Vref) thus providing an output voltcurrent modules sharing a current regulation loop which is
age regulation loop;
independent of the output voltage regulation loop whereby
(
e)
another comparator with a threshold limit (VLT)
there is provided a low voltage power supply with the
slightly lower than the hysteretic comparator lower
improved properties of low output voltage maximum devia- 30
limit (VL);
tion during steady-state and large transients operation, high
(f) a current sensing circuit that senses the current in each
output current with a high slew rate, fast transient response
phase;
when the load current switches from approximately zero
load to full load and vice versa, high power density, high
(g) a current comparison and selection circuit providing a
35
efficiency, and high reliability.
current sharing regulation loop; and,
(h) a final stage logic circuit whereby the current sharing
In this invention, the current sharing regulation loop is
regulation loop is independent of the output voltage
independent of the output voltage regulation loop and booth
regulation loop.
loops have no feedback compensation.
2. The Multiphase DC/DC converter according to claim 1
Another novel aspect of this invention is the general 40
wherein the storage element of each power modules is an
current sharing method and circuit that can be extracted
inductor and has a capacitor connected to the output node as
from FIG. 2 and is particularly shown in FIG. 5. where the
a storage filter element.
phases' currents, instantaneous currents here, is being
3. The Multiphase DC/DC converter according to claim 1
sensed from each power modules phase at nodes 580A,
580B, ... 580N, by the current sense circuitry of module 45 comprising:
means for providing that when the upper switch of any
582. The current comparison and selection module 584
phase is ON, the lower switch for the same phase will
receives the current sense signals 586A, 586B, ... 586N and
be OFF and vice versa.
compares them to issue the signals Dl, D2, ... DN, at nodes
4. The Multiphase DC/DC converter according to claim 1
588A, 588B, ... 588N, respectively. Only one of the signals
Dl, D2, ... DN can be logic high at a time, while the rest 50 wherein the power modules are connected in parallel and
share the same input node and output node.
should be logic low. For example, module 584 compares the
5. The Multiphase DC/DC converter according to claim 1
instantaneous currents of the power module phases absocomprising:
lutely to each other, with no need for reference, and generate
the signals Dl, D2, ... DN so that one of these signals which
means for providing that when at least one of the upper
is associated with the phase that carries the smallest current 55
switches is ON, power will be delivered from the input
will be logic high at a given instant.
to the output causing the output voltage at the output
node to increase.
Since these signals at nodes 588A, 588B, ... 588N are
6. The Multiphase DC/DC converter according to claim 1
inputs at the D terminal of the D-type flip-flops 552A,
comprising:
552B, ... 552N and the CLK inputs are from the voltagemeans for providing that when all the upper side switches
mode loop (Cmain) at node 518, that can be voltage mode 60
hysteretic control as described previously, or any other kind
in claim 1 are OFF, power will not be delivered from
of control. When the voltage-mode control loop signal
the input to the output and therefore causing the output
(Cmain) at node 518 goes from logic low to logic high, the
voltage at the output node to decrease.
Q terminal associated with the D-type flip-flop that has its D
7. The Multiphase DC/DC converter according to claim 1
terminal logic high at that time will go logic high to turn ON 65 wherein the hysteretic comparator, another comparator, the
the appropriate phase. Since Q terminals are logically
current sense circuit, the current comparison and selection
(AND)ed with (Cmain), the ON time of the (AND) gates
circuit, and the final logic stage form two independent
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feedback control loops to regulate both the output voltage
(a) providing at least two current switching phases;
and phases currents.
(b) having a steady state operating range;
8. The Multiphase DC/DC converter according to claim 7
(c) sensing the current in each phase;
wherein the hysteretic comparator comprises:
( d) determining the phase having the smallest current
value; and,
(a) two input nodes fed by a reference voltage (Vref) and 5
the output voltage (Vo) from the output node; and
( e) activating a switch in the phase having the smallest
current value thereby maintaining equal current sharing
(b) a positive feedback circuit forming a hysteresis band
of the load current between the phases thereby resulting
with upper limit (VH) and lower limit (VL) centered
in a lower output current ripple.
around the Vref.
10
18. The method according to claim 17 wherein substan9. The Multiphase DC/DC converter according to claim 8
tially equal currents in each phase is maintained during large
wherein the hysteretic comparator includes:
load changes (transient conditions).
means for providing a logic high output when the output
19. The method according to claim 17 wherein substanvoltage (Vo) is less than the hysteretic comparator
tially equal currents in each phase are maintained at an
lower limit (VL) setting the order to turn one of the 15
immediate power demand change.
upper side switches ON to deliver power to the output
20. A method of improving the transient response to
and also a logic low output when the output voltage
hysteretic voltage control of a DC/DC multiphase power
(Vo) is larger than the hysteretic comparator upper limit
supply across a load comprising:
(VH) setting the order to turn all the upper side
(a) providing hysteretic control of the output voltage (Vo)
switches OFF.
20
by means of a voltage sensing loop;
10. The Multiphase DC/DC converter according to claim
(b) providing at least two switching phase phases;
8 comprising:
( c) sensing the current level in each phase;
means providing that each time the output voltage at the
( d) activating the one of the switching phases with the
output node hits the lower limit (VL), only one of the
smallest current value; and,
upper side switches is turned ON to deliver power to 25
( e) turning on one switch per phase cycle whereby the
the output which will cause the output voltage to
ripple frequency of the output voltage is increased
increase resulting in only a single switching in each
while maintaining lower switching frequency per
cycle.
phase.
11. The Multiphase DC/DC converter according to claim
21. The method according to claim 20 wherein said
30
8 comprising:
transient response is an output power demand change.
means for providing that each time the output voltage (Vo)
22. The method according to claim 20 wherein said
hits the hysteretic comparator lower limit (VH), all the
transient response is a rapid voltage response across the
upper side switches are turned OFF increasing the
load.
output voltage.
23. The Multiphase DC/DC converter according to claim
35
12. The Multiphase DC/DC converter according to claim
1 comprising:
8 comprising:
means for providing that each time the output voltage at
means for turning ON only one upper side switch during
the output node hits the lower limit (VL) only one of
each cycle which results in a higher output voltage
the upper side switches is turned ON to deliver power
ripple frequency than the switching frequency of each 40
to the output which causes the output voltage (Vo) to
phase.
increase resulting in only a single switching in each
cycle.
13. The Multiphase DC/DC converter according to claim
24. A Multiphase DC/DC converter comprising:
10 wherein said another comparator includes:
(a) hysteretic comparator which provides a logic high
means to turn ON all the upper side switches at startup
output when the output voltage (Vo) is less than the
and during large load transients when (Vo<VLT).
45
hysteretic comparator lower limit (VL) setting the order
14. The Multiphase DC/DC converter according to claim
to turn one of the upper side switches ON to deliver
1 wherebin the current comparison and selection circuit has
power to the output; and,
a number of outputs equal to the number of the paralleled
(b) three parallel current phases.
phases with means for providing that only one output can be
25. A Multiphase DC/DC converter comprising:
logic high at a given time thereby indicating to the phase that 50
its upper switch should be turned ON.
(a) a voltage comparator having two inputs fed by a
15. The Multiphase DC/DC converter according to claim
reference voltage (Vref) and an output node providing
a voltage (Vo) with circuitry means providing that each
14 including:
time the output voltage at the output node hits a
means to select the phase that is to turned ON when said
predetermined lower limit-VL, only one of the upper
phase is carrying the smallest instantaneous current at 55
side switches is turned ON to deliver power to the
the time when the hysteretic comparator switches to
output which will cause the output voltage (Vo) to
logic high in response to the output voltage (Vo)
increase resulting in only a single switching in each
dropping below the lower hysteresis limit (VL).
cycle;
16. The Multiphase DC/DC converter according to claim
(b) a separate current sensing circuit that senses the
15 further comprising:
60
current in each phase;
means for providing equal current sharing between the
( c) a current comparison and selection circuit; and
phases by regulating the current in each phase while
regulating the output voltage (Vo) at the same time
( d) said current circuits providing a multiphase current
using the multiphase voltage-mode hysteretic control.
control loop independent of any voltage mode control
17. A method of maintaining current sharing independent 65
circuit.
of the voltage control of a DC/DC multiphase converter
during transient conditions comprising the steps of:
* * * * *

